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Abstract—This paper addresses the development of macro-
models for input and output ports of a digital device. The proposed
macromodels consist of parametric representations that can be
obtained from port transient waveforms at the device ports via
a well established procedure. The models are implementable
as SPICE subcircuits and their accuracy and efficiency are
verified by applying the approach to the characterization of
transistor-level models of commercial devices.
Index Terms—Circuit modeling, digital integrated circuits, elec-
tromagnetic compatibility, I/O ports, macromodeling, radial basis
function models, signal integrity, system identification.
I. INTRODUCTION
NOWADAYS the assessment of signal integrity (SI) andelectromagnetic compatibility (EMC) effects in fast dig-
ital circuits during the design stage is becoming more and more
important. At board and system levels, such an assessment is
mainly carried out by simulating the evolution of signals prop-
agating on the interconnection structures, i.e., on printed cir-
cuit board lands and cable wires. In these simulation problems,
the numerical models representing the digital integrated circuits
(ICs) driving and loading interconnects play a key role. The IC
models must be both accurate and efficient enough to allow the
prediction of sensitive effects, like radiation and crosstalk, and
to handle the complexity of real problems at affordable compu-
tational costs. Besides, the IC models should work as macro-
models of standard circuit simulation environments, in order to
exploit their power and to be accessible to a large set of users.
The above requirements are well satisfied by behavioral
models, that can be defined as sets of IC port constitutive
relations obtained from external (possibly virtual) measure-
ments. The most common approach to create behavioral
models is via simplified equivalent circuits of IC ports, because
equivalents allow physical insight and facilitate the imple-
mentation of models. An important example of the equivalent
circuit approach to behavioral modeling is the widely adopted
input/output buffer information specification (IBIS) [1], that
has given rise to a large set of dedicated model libraries for
the electronic design automation tools. The equivalent circuit
approach, however, has also some inherent limitations. Mainly,
the estimation of model parameters is best performed by virtual
measurements carried on transistor-level models of the IC, and
the effects taken into account by the model are decided a priori,
when the equivalent circuit is selected.
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An alternative approach to behavioral modeling is the use
of parametric models and input–output system identification
methods [2]–[4] to approximate the IC port constitutive rela-
tions. The parametric approach to behavioral modeling has in-
teresting advantages, that makes it a useful complement to the
more traditional equivalent circuit approach. It automatically
takes into account any physical effects significantly influencing
voltages and currents of the IC ports and yields models that
perform at a very good accuracy level with relatively high ef-
ficiency. Also the accuracy level of the models turns out to be
weakly sensitive to the load they drive. Finally, if needed, the
parametric approach allows the creation of behavioral models
from actually measured input–output transient waveforms [4].
In this paper, we address the behavioral modeling of digital
IC ports via parametric models. The use of parametric models
to build behavioral models of ICs is illustrated from a general
point of view and two specific parametric models for IC input
and output ports are thoroughly described. The operation and
performances of the proposed models are also shown by ap-
plying them to some typical digital devices, confirming the pos-
itive features of the parametric approach.
The rest of the paper is organized as follows. Section II de-
fines the problem of creating behavioral models of digital ICs
for SI and EMC simulations. Section III shortly reviews the
main features of parametric models and Section IV describes
in detail the modeling process, including the implementation of
the model as a subcircuit for SPICE-like circuit simulators. The
proposed models for IC output and input ports are presented in
Sections V and VI, respectively, whereas a complete set of mod-
eling examples is described in Section VII. Finally, Section VIII
shortly discusses the performances of the proposed models.
II. STATEMENT OF THE PROBLEM
The objective of system level SI and EMC simulations is the
prediction of signals on board and on cable interconnects for
a specified logic activity of their drivers. In these simulations,
the internal operation of ICs is neglected and the IC pins act as
signal pattern generators or receivers loading the interconnect.
The modeling of ICs for SI and EMC simulations, therefore,
amounts to finding suitable relations between the voltage and
the current of every port defined by IC pins, for a known logical
activity of the ICs.
To address this problem, it is useful to divide IC ports into
input, output, and power supply ports. In this paper, we focus
on IC input and output ports. Output ports, for any kind of tech-
nology/architecture, are buffer circuits composed of cascaded
inverter stages with growing driving capabilities. The structure
of a generic output buffer is shown in Fig. 1, where denotes
the buffer input voltage (coinciding with the output of the func-
tional part of the integrated digital circuit), and are the
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Fig. 1. Generic multistage output buffer and its relevant electric variables
(defined in the text). Progressively increasing sizes of drivers represent their
respective capability to drive the output current.
Fig. 2. Generic structure of an input port and its relevant electric variables
(defined in the text).
voltage and current at the buffer output pin, respectively, and
and are the power supply voltages (assumed constant in
this paper).
For IC output ports, therefore, the sought model is a consti-
tutive relation of the form
(1)
where is a suitable nonlinear dynamic operator and can be
replaced by any variable controlling the logic state of the buffer,
e.g., the input voltage of the last stage, .
Input ports can be described by the generic structure of Fig. 2,
where and are the port current and voltage variables, respec-
tively. Such circuits are hardly influenced by the logical activity
of the IC that follows, and can be considered as simple one-port
dynamic elements modeled by the relation
(2)
where is a nonlinear dynamic operator.
In this paper, we seek the constitutive relations (1) and (2)
in the form of discrete-time parametric models. Next section
shortly outlines the main properties of these models.
III. PARAMETRIC MODELS
Discrete-time parametric models are widely used in the area
of automatic controls and system theory to model nonlinear
dynamic systems from input/output data. Most multiple-input
single-output nonlinear models of this family can be written as
[5]
(3)
where is a nonlinear mapping from to defining the
model representation, is the vector of model parameters,
is the output sequence of the model, is the vector of input
sequences and is the regressor vector, collecting the past
samples of the output and the present and past samples of the
input, being the dynamic order of the model.
The class of nonlinear dynamic systems that can be repre-
sented by (3) within an acceptable error is very large, as out-
lined in [6]–[9]. In particular, every dynamic system defined by
state-space equations involving only continuous nonlinear map-
pings can be approximated by the parametric model (3). Explicit
indications on the form of model representation are also given
in [6] and [7].
From a formal point of view, the use of (3) to approximate the
constitutive relations of multiport circuit elements is straightfor-
ward. As an example, the constitutive relation (1) of an output
port can be cast in the form (3) by setting and
(see Section V). In order to generate an actual model,
however, two key steps must be carried out, i.e., the selection of
a model representation suitable for the system under consid-
eration, and the estimation of its parameters .
The selection of the model representation is the crucial
point of the modeling process, since good models arise only
when the model representation is suitable for the system being
modeled. The most natural way to define parameterized non-
linear mappings is to use function expansions, possibly where
every basis function is generated from a single mother func-
tion by translation and dilation, as in Fourier series. When dif-
ferent basis function expansions are considered, (3) accounts for
several known nonlinear parametric modeling approaches, both
from the system identification area and from other areas like
neural networks, wavelets and fuzzy models (a complete and
unified overview of the existing approaches can be found in [5]).
As an example, (3) with defined by an expansion of ridge-type
sigmoid basis functions is equivalent to a one-hidden-layer feed-
forward sigmoid neural network. Two-hidden-layers networks
can be obtained by using the values of the basis functions as a
new regressor vector to be transformed by a second nonlinear
function expansion, and so on. It is clear that the number of
available options that could be applied to the modeling of a non-
linear circuit element via (3) is large. For the modeling of IC
input and output ports, we mainly experimented with model rep-
resentations defined by polynomial expansions and by gaussian
radial basis functions (RBF) expansions. We obtained the best
results with the latter and, in this paper, we exploit models de-
fined by such a representation.
A Gaussian RBF representation can be written as [5]–[7]
(4)
where is the scalar mother function
generating all the basis functions, denotes the Euclidean
norm and is the total number of basis functions. Each basis
function is defined by its position in the space of regressors
(center ) and by its spreading (scale parameter ). In order
to visualize the geometrical meaning of this representation, it is
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useful to consider a two-dimensional regressor space, where the
th term of (4) is a Gaussian surface centered in with ampli-
tude and variance . The resulting can be easily fitted
to a complicated reference surface (i.e., the surface defining the
modeled input output relation) over a finite domain. The RBF
representations can be applied to a wide range of modeling prob-
lems, as they lead to general results on the existence on non-
linear parametric models [6], [7]. They are numerically efficient
(the evaluation of an expansion term requires the evaluation of
a norm in the multidimensional regressor space plus a scalar
function) and the estimation of their parameters is easier than
for other representations. Besides, the Gaussian RBF have local
support, that further simplifies the parameter estimation and
leads to asymptotically vanishing models. Finally, the Gaussian
RBF representation allows model factorization that helps the in-
terpretation of the model structure (see Section V). From a prac-
tical point of view, Gaussian RBF representations are well suited
for IC ports, as they can produce a model meeting the accuracy
and efficiency specification of real simulation problems, at a low
modeling cost.
Once the model representation is chosen, the parameter es-
timation is obtained by means of standard methods, fitting the
response of the model to the reference response of the system
under consideration. The simplest fitting approach is to look for
minimizing the mean square error between the model and the
system responses. This means to find
(5)
where is the sampled response of the system, is the
output sequence of the model and is the number of available
samples. The estimation algorithms used for the RBF models
of this paper are suggested in [10], [11] and work well even for
strongly nonlinear problems with several input variables.
IV. IC MODELING PROCESS
The proposed IC port models are obtained by selecting a suit-
able model representation (usually a RBF or a piecewise RBF
model, see below) and by carrying out the following steps.
Step i): Dynamic Order Estimation: This step amounts to es-
timating the dynamic order of the modeled device, i.e., the
number of past samples of the input and output sequences col-
lected in the regressor vector . For both linear and nonlinear
systems, the dynamic order is an inherent property that does not
depend on the representation adopted to reproduce the system
behavior. From a theoretical point of view, the dynamic order
should be estimated a priori, from the transient responses of the
system, before any modeling attempt is made. Results and algo-
rithms for order estimation can be found in [12], [14]. In order to
get indications on the range of possible values for our modeled
devices, we applied the order estimation methods of [14] to the
transistor-level models of typical IC ports. The method works
by estimating the order of linearizations of the modeled device
around several randomly selected operating points. Based on
the experience we gained in the modeling of IC ports, we can
conclude that values range in the interval . This means
that, from a practical point of view, the dynamic order of IC
ports can be directly found by repeating the complete modeling
process for growing values. The dynamic order will be the
lowest value leading to a good quality model [defined in step
iii) below]. Of course, such a straightforward approach, calls for
estimating several models, but, for RBF representations, this can
be easily afforded.
Step ii): Generation of Transient Responses: This step
amounts to driving the port to obtain transient voltage and
current signals carrying information on its behavior. The
excitation (input) and response (output) signals involved in this
step are named identification signals. The driving waveforms
(input identification signals) must be carefully designed in
order to excite every possible dynamic behavior of the port
[12]. For linear systems, this is easily accomplished by using
input identification signals with a frequency content that spans
the frequency interval containing the system poles; generally
white noise or pseudorandom binary signals are used. For the
nonlinear case, unfortunately, only qualitative guidelines are
available for the design of the input identification signals. Such
signals should contain large steps with rise times short enough
to excite the fast dynamic behaviors of the system and flat
levels allowing the system to approach steady state operations
on several operating points. A superimposed small noise
signal usually improves the ability of such signals to excite
the system dynamics. The final results are multilevel signals
with superimposed small noise. Of course the rise times of the
steps and the durations of the flat parts must be tuned on the
fastest and slowest time constants that can be observed in the
system responses, and, as a further rule of thumb, the number
of different levels should increase, as the nonlinearity of the
static characteristic becomes stronger. Again, the design of the
input identification signals is a matter of repeated estimation
experiments, where the ability of different identification signals
to yield good quality models is verified over a set of sample
systems.
Step iii): Estimation and Validation of the Model: In this
step, the model parameters are estimated and the quality of
the obtained model is verified. The parameter estimation is car-
ried out by applying a fitting procedure like the one outlined in
the previous Section, to the identification signals. This is done
by means of (5), where is the sampled
output identification signal, is the sampling time, and
is the response of model (3) to the sampled input identification
signal. The sampled identification signals must contain all the
information of the original identification signals. Therefore the
sampling time must be smaller than the sampling time
defined by the Nyquist frequency of the identification signals.
On the other hand, the sampling time should not be too small,
in order to avoid oversampling and consequent numerical prob-
lems in the minimization of (5). As a rule of thumb, the ratio
should be on the order of .
The estimation procedure yields, along with the best values
of the model parameters, the error of the model in reproducing
the output identification signal. Such an error is the first indi-
cation of the model quality, because large errors at this stage
imply the failure of the modeling process. Models accurately
reproducing the output identification signal should be further
validated by checking their response to an input signal different
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from the input identification signal. In fact, models that repro-
duce well the identification signal may still fail to mimic the
modeled system when the input signal is changed, e.g., over-
fitted models exhibit spurious dynamic behaviors not present in
the original system and usually excited when the input signal
is varied. As a conclusion, a model is considered good when
it yields accurate predictions for both the input identification
signal and suitable validation signals representing the class of
allowed input signals [12].
Step iv): Circuit Implementation: The last step amounts to
synthesizing the obtained parametric model as an equivalent
circuit to be included in standard circuit simulation environ-
ments. Such a synthesis enables standard circuit simulators, like
SPICE, to solve SI and EMC problems involving the real be-
havior of IC ports.
The synthesis is carried out by converting the estimated dis-
crete-time model into a continuous-time
state space realization and by replacing the state equations with
their circuit equivalents. Such a process is described below for
the simple case
(6)
i.e., a single input ( ) and .
With the introduction of the auxiliary variables
and , (6) can be written as
(7)
where . When first order finite differences are
introduced, the following discrete-time state space representa-
tion arises
(8)
Finally, the difference operator in (8) is approximated with
a differential one (e.g.,
). In such a way, the time variable
is restored and the following equivalent continuous-time state-
space representation arises
(9)
The previous state-space equation can be effectively imple-
mented in any circuit simulation environment by its equivalent
circuit representation. To do this, the first two rows of (9) can
be implemented by simple equivalent circuits with voltage con-
trolled sources and the third by a current controlled source only.
As an example, Fig. 3 shows the circuit synthesis of the second
equation of (9). The circuit synthesis of the first equation is ob-
tained by properly replacing the controlled source.
The complete equivalent circuit of (9) can be easily coded as
a SPICE-like subcircuit, as shown in Fig. 4.
Fig. 3. RC equivalent circuit for (d=dt)x (t) = (1=T )[v(t)  x (t)], (T =
RC).
Fig. 4. SPICE implementation of the parametric model (6), via the
representation (9).
V. OUTPUT PORT MODELS
The aim of this Section is to derive a parametric model of the
multistage output buffer, illustrated in Fig. 1. The constitutive
relation of an output port (1) can be cast in the form of a para-
metric model (3) as
(10)
In this equation, the driving voltage of the last inverter
substitutes the buffer input voltage for simplicity. In fact, in
typical buffer structures, is almost completely controlled by
. However, neither nor any other input variable driving the
buffer are accessible in actual devices; therefore, simple state
transitions or bit patterns need to be supplied in order to simu-
late the dynamic behavior of the modeled device. To solve this
problem we focused on the Gaussian RBF model (4), where the
spreading parameters are assumed constant and equal to ,
as suggested in [10], [11]. In such a way, (10) can be rewritten
as
(11)
Extensive estimation experiments carried out on virtual
devices defined by transistor-level models of output buffers
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showed that, in the subspace of regressors defined by
samples, the centers are clustered around the supply volt-
ages and . Therefore, if we force the centers where
they naturally converge, i.e., or
, (11) splits into the sum of products
where
and is the identity element of . This observation motivates
the construction of the following approximate piecewise RBF
(PW-RBF) model
(12)
where and are Gaussian RBF
submodels taking into account both the static and the dynamic
effects of the port behavior at fixed HIGH and LOW logic state,
respectively, and and are time varying weight co-
efficients that account for the evolution of the port logic state
and act as switches between submodels and .
The above PW-RBF model arises systematically from the
properties of cascaded inverter stages and of the Gaussian
RBFs, as shown above, and inherits most of the strengths of
RBF parametric models in approximating nonlinear dynamic
systems. Besides, it can be easily estimated just from port
voltage and current waveforms. Piecewise model structures are
also typical of other approaches (e.g., IBIS), which however are
based on simplified equivalent circuits justified by empirical
considerations.
Once the model representation (12) is defined, the modeling
procedure outlined in Section IV must be applied. The dynamic
order of the modeled device is estimated in step i). We used the
method in [14] to estimate the order of detailed transistor-level
models of typical output buffers, and always found values in
the range of . Hence, for practical purposes, the dynamic
order of output ports can be estimated a posteriori by stepping
the value, as suggested in i) of Section IV.
The next steps of the modeling process are the generation of
the identification signals [ii) of Section IV] and the estimation of
the model parameters [iii) of Section IV]. The estimation of the
model parameters requires two different sets of identification
signals, one for the parameters of submodels and and one
for the weight coefficients and .
Fig. 5. Ideal setup for the generation of the identification signals for submodels
f [f ]. A driving voltage waveform is applied to the port (submodel input
variable v ) and its corresponding current response (submodel output variable
i ) is recorded, while the buffer logic state is kept in the high [or low] level.
Fig. 6. Generic multilevel driving waveform v (t) (see text for details). Thin
black line: noiseless waveform; thick gray line: superimposed noisy signal.
The input variable of submodels and is the output
voltage , and the output variable is the output current when
the port is kept in a fixed logic state. The identification signals
for submodels and are then obtained by applying a suit-
able voltage waveform to the output terminals and by recording
the corresponding output current, while the buffer input is in a
fixed logic state. Such an experiment is described by the ideal
setup of Fig. 5. According to the guidelines outlined in ii) of
Section IV, the driving waveforms (i.e., the input identification
signals) are multilevel signals with superimposed small noise
(see Fig. 6). These waveforms are composed of some ( )
level transitions, spanning the range of operating voltages
, where is the accepted overvoltage.
Typical values of are . The flat parts of the
waveforms last for sufficient duration to allow the port to reach
steady state operation and the edges have transition time
comparable to the switching times of the port . Typical
values of are . Extensive numerical experiments
show that waveforms designed with the above guidelines lead
to good modeling results for typical output buffers. Besides,
these waveforms are simple enough to be easily generated by
real waveform generators, in order to obtain the identification
signals from actual transient measurements instead of com-
puting them from the simulated responses of transistor-level
models.
The estimation of parameters and is done by means
of an application of algorithms [10], [11] to the sampled iden-
tification signals. According to iii) of Section IV, the sampling
time is set to . Such estimation algorithms
are very efficient and enable users to estimate the RBF models
in a few tens of seconds, on a Pentium PC. The key idea of the
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Fig. 7. Ideal setup for the generation of the identification signals for the weight
coefficients w and w . The port current and voltage waveforms are recorded
while the port is loaded by two different loads and is driven to perform a up
(or a down) state transition. Z represents a load resistor, and Z is the series
connection of a resistor and a V battery.
algorithms is that, for known positions (centers ) and spread-
ings (scale parameters ) of the basis functions composing
the model, the linear coefficients are the solution of a stan-
dard least square problem. In order to estimate the centers, every
point explored by the regressor vector is considered as a
possible center and the common scale parameter is preset
to a value ensuring a good overlapping of every possible basis
function. Then, for models composed of basis
functions, the following steps are repeated:
• a model with functions is built by adding a new basis
function to the model with functions; the center of
the added basis function is the point giving rise to the
largest decrease of the model fitting error;
• the statistical significance of the new model is assessed by
computing suitable statistical indexes and the process is
terminated when the most significant model is reached.
The above process is improved in [11] by considering also the
exclusion of basis functions previously added to the model.
Once submodels and are estimated, the weight coef-
ficients and are obtained from the second set of identi-
fication signals. Such identification signals are the voltage and
current responses recorded during state transitions for two dif-
ferent load conditions. The ideal setup for the generation of such
signals is shown in Fig. 7. For a single low-to-high (up) transi-
tion and for two different port loads (a) and (b), the sequences
and are recorded. Their use in
(12) leads to
(13)
Then, the elementary weight sequences , de-
scribing the transition can be obtained by simple linear
inversion of (13), as follows:
(14)
The same procedure, repeated for a High-to-Low (down) tran-
sition, allows to compute two additional elementary sequences
and . Finally, a proper concatenation of ,
and , produces the final form of the weight
coefficients for a given bit pattern. Of course, such a property
holds only for state transitions spaced enough in time, so that
every new transition starts after the previous one is completed.
However, since the above validity condition is satisfied in prop-
erly working digital circuits, the obtained model is suitable for
EMC simulations.
In principle, there are no restrictions on loads (a) and (b),
which can be also real sources stimulating the output port. The
best loads would be those allowing and to ex-
plore the widest possible region of the regressor space. Within
the class of resistive circuits, it can be proven that the best choice
is a resistor for load (a) and the series connection of a resistor
and a battery for load (b).
Finally, in step iv) of the modeling process, model (12) is
implemented as a SPICE-like subcircuit as described in the pre-
vious Section.
VI. INPUT PORT MODELS
This Section is devoted to the development of a parametric
model of the input port illustrated in Fig. 2. Common experience
tells us that, for port voltage values in the range of the power
supply voltage, input ports exhibit an approximately linear ca-
pacitive behavior, whereas outside such a range their behavior
is dominated by the nonlinear protection circuits. This property
and the physical structure of input ports suggest that the consti-
tutive relation (2) is represented as
(15)
where the port current is split into two contributions, of which
the first part, , refers to the linear behavior of the port, and can
be represented as a linear parametric model defined by an Auto-
Regressive with eXtra input (ARX) scheme [12], as follows:
(16)
Equation (16) defines a linear combination of the components
in the regressor vector , where is the vector of parameters
collecting the unknown coefficients and is the dynamic order
of the submodel.
The second contribution in (15), , is a nonlinear model
taking into account the port behavior in the voltage range where
the effects of protection circuits cannot be neglected. We turn
again to the RBF parametric representation of Section III, and
adopt
(17)
where and are RBF models (4) for the up and the down
protection circuits, respectively. The vectors of model param-
eters are and , respectively; whereas the input variable
is .
It is ought to remark that the simplest realization of model
(15) is composed of a shunt capacitor and a shunt nonlinear
resistor defined by the – port static characteristic (hereafter,
we will refer to this model as the – model). In fact, a capacitor
and a nonlinear resistor are the simplest and submodels
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taking into account both the static and the dynamic behavior
of input ports. However, such a basic model offers only a rough
approximation of the port behavior, and it was proved to produce
inaccurate results in simulation (see next Section), whereas the
proposed model performs at a high accuracy level regardless of
sources driving the receiver.
Once the model representation is chosen, the estimation of
submodel parameters, i.e., , , , is carried out once more
by the procedure outlined in Section IV. The identification sig-
nals for the estimation of linear submodel (16) are obtained by
driving the port with a voltage source producing a few steps
within the range of the power supply, in a region where the port
exhibits a nearly linear behavior. The unknown parameters
are then computed by standard routines [11], [13]. Furthermore,
the identification signals for the two RBF submodels in (17) are
again obtained by driving the port with a voltage source pro-
ducing noisy multilevel waveforms defined in the range [ ,
], for submodel , and [ , ], for sub-
model , is the accepted overvoltage. The unknown pa-
rameters and are then computed by the estimation rou-
tines [10], [11]. Finally, the estimated model is implemented as
a SPICE-like subcircuit.
VII. APPLICATIONS
In this Section, we show some examples highlighting the fea-
tures and performances of the proposed models. The example
models are estimated from the responses of detailed transistor-
level models (assumed as reference hereafter) of the modeled
devices and involve a commercial driver and some high speed
IBM devices. All the estimated models are then implemented
as SPICE-like subcircuits in order to compare their responses to
the reference ones by using the same simulation environment.
Example 1: The first modeled device (MD1) is an output
port of a high-speed CMOS driver (power supply: V,
V) used in IBM mainframe products. The PW-RBF
model estimated for MD1 has dynamic order and its sub-
models and are composed of 12 and 10 basis functions,
respectively.
Figs. 8 and 9 show examples of the identification signals used
in the estimation process. Fig. 8 shows the identification signals
for submodel , and Fig. 9 shows the identification signals for
the computation of the elementary weight sequences and
according to (14). The sampling time used to discretize the iden-
tification signals is ps. Finally, Fig. 10 shows the weight
coefficients and forcing the PW-RBF model (12)
to produce a Low-to-High transition followed by a high-to-low
transition (bit pattern “010”). The previous sequences are ob-
tained by concatenating the basic up and down sequences, i.e.,
by setting and .
As a validation test, Fig. 11 compares the responses of MD1
when it applies a 4 ns pulse (bit pattern “010”) to three ideal
transmission lines, with different characteristic impedance and
time delay values, terminated by a 1 pF capacitor. The accuracy
of the PW-RBF model in reproducing the reference behavior of
MD1 for generic dynamic loads can be clearly appreciated.
Example 2: The second modeled device (MD2) is the output
port of a commercial low-voltage CMOS driver, namely the
Fig. 8. Identification signals for the estimation of submodel f . The top panel
shows the voltage driving waveform applied to the port as illustrated in the ideal
setup of Fig. 5 and the bottom panel shows the port current response.
Fig. 9. Identification signals forw andw (up transition). The identification
loads for the switching experiments of Fig. 7 are a 50-
 resistor for load (a) and
a 50-
 resistor in series with a V battery for load (b).
Fig. 10. Weight coefficients w (k) and w (k) forcing the PW-BF model to
produce the bit pattern “010.”
74LVC244 ( V, V). For this device, a tran-
sistor-level model (typical values of components) is available
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Fig. 11. Far-end voltage waveform v(t) on three ideal transmission lines
driven by the device named MD1. Solid lines: reference; dotted lines:
PW-RBF model. Panel (a) refers to a line with Z = 50 
, T = 0:6 ns;
(b) Z = 100 
, T = 0:6 ns; (c) Z = 100 
, T = 40 ps.
Fig. 12. Near end voltage waveform v(t) on an ideal transmission line (Z =
100 
, T = 0:5 ns) driven by the device named MD1 and loaded by a 1 pF
capacitor. Solid line: reference; dotted line: PW-RBF model; dashed lines: fast,
typical and slow IBIS models.
from the vendor, as well as an IBIS data set (version 2.1) in-
cluding slow, typical and fast cases, that take into account the
spreading of parameters due to the manufacturing process.
From the transistor-level model of MD2, we built a PW-RBF
model (12), that turns out to have a dynamic order and
submodels and composed of 10 and 15 basis functions,
respectively. The sampling time used in the estimation process is
ps. From the IBIS data set, we also built a typical, a slow
and a fast IBIS model implemented as SPICE-like subcircuits.
In order to compare the accuracy of the PW-RBF model and
of the IBIS models in predicting the actual behavior of MD2,
we use a validation setup composed of an ideal transmission
line ( , ns) driven by MD2 and loaded by
a 1 pF capacitor. Fig. 12 shows the MD2 port voltage response
predicted by the PW-RBF model and by the three IBIS models
when the driver performs a low-to-high transition (bit pattern
“01”). From this Figure, it is clear that the PW-RBF model turns
out to be very accurate and could be safely used to replace the
Fig. 13. Validation setup for Ex. 3. The coupled-line structure (length 0.1 m,
l = l = 0:441 H/m, l = l = 14:4 nH/m, c = c = 144 pF/m,
c = c =  1:38 pF/m, dc resistance 24.4 
/m, skin effect coefficient
11.7 10 
s /m, dielectric loss factor 2.5 10 ) represents an MCM
interconnect, and is driven by two MD3 devices (one active, one quiet), and
loaded by capacitors with C = 1 pF.
Fig. 14. Far-end voltage waveforms v (t) and v (t) on the active and
the quiet line of the structure of Fig. 13. Solid lines: reference; dotted lines:
PW-RBF model.
transistor-level model. However, IBIS models may lead to poor
predictions, even if the parameter spreading is considered.
Example 3: The third modeled device (MD3) is another
output port of an IBM CMOS driver ( V, V).
The PW-RBF model estimated for MD3 has dynamic order
and its submodels and are composed of nine and
six basis functions, respectively. The sampling time used in the
estimation process is ps.
Fig. 13 shows the validation setup devised for this example.
It is based on a three-conductor lossy on-MCM interconnect
(2 lands reference plane) driven by two MD3 devices and
terminated by 1 pF capacitors. The device on land #1 is active
and sends a train pulse (bit pattern “011 011 101 010 000”),
whereas the device on land #2 remains quiet in the Low logic
state (bit pattern “000 000 000 000 000”).
Fig. 14 shows the far-end voltage waveforms and
on both the active and the quiet land of the setup. This
third comparison highlights that, in a realistic situation, also
the far-end crosstalk signal, which is a sensitive quantity, can
be carefully predicted by using PW-RBF models.
Example 4: The fourth modeled device (MD4) is the input
port of a receiver ( V, V) used in the
same series of IBM products as those of the previous exam-
ples. For MD4, we estimate the two different models outlined
STIEVANO et al.: PARAMETRIC MACROMODELS OF DIGITAL I/O PORTS 263
Fig. 15. Model responses for a receiver driven directly by an equivalent source
(see text). Solid line: reference response; dotted line: parametric model; dashed
line: i–v model.
in Section VI: the simple – model and the parametric model
(15) defined by equations (16) and (17).
The estimated – model is composed of pF and
of the static – characteristic of the modeled device. The
parametric model turns out to have a linear submodel with
dynamic order , and a nonlinear submodel with the
following characteristics. The RBF submodel of (17) has a
dynamic order 3 and is made of 16 basis functions; while
has a dynamic order 2 and 19 basis functions. The sampling
time used in the estimation process is ps for submodel
, and ps for submodels and .
The first validation is devised to stimulate the nearly linear
behavior of the receiver: we drive MD4 by the series connection
of a 5 resistor and an ideal voltage source with a trapezoidal
waveform (amplitude V, transition time ps). Fig. 15
shows the waveform computed with the reference model
and the two estimated models for this validation. The gain of
accuracy of the parametric model can be clearly appreciated.
As a second and more realistic validation test, we use a 10 cm
long lossy transmission line loaded by MD4 and driven by the
series connection of a 30 resistor and an ideal voltage source
with trapezoidal waveform. The pulse duration is 2 ns, the tran-
sition times are 100 ps long, and the amplitude of the pulse is
set to 1.8 V, 2.2 V, and 2.8 V, in order to explore the nonlinear
region of input voltages. Fig. 16 shows the waveform com-
puted by the reference model and by the – and the parametric
models. The accuracy of the proposed parametric model in both
the linear and the nonlinear regions is clearly appreciable.
VIII. PERFORMANCE ASSESSMENT
This section contains a summary of results, for various cases
devised to test the performances of the proposed modeling
technique.
The accuracy of our RBF models is quantified by a perfor-
mance index representing the timing error, expressed as the
maximum delay between the reference and the model responses
measured at the crossing of a suitable voltage threshold (e.g.,
50% of the signal swing). In all experiments conducted so
far (about one hundred), we found timing errors between
our model and the reference always less than 20 ps (in most
cases, the timing error is 5 ps). It should be emphasized that,
in the majority of cases, the resulting time errors reaches the
minimum attainable threshold, since the sampling time used in
the estimation processes is between 10 and 50 ps.
Fig. 16. Far-end voltage waveforms on a 10-cm-long lossy transmission line
loaded by the device named MD4 and driven by the series connection of a 30

resistor and an ideal voltage source producing a pulse whose amplitude is A.
Solid lines: reference; dotted lines: parametric model; dashed lines: i–v model.
TABLE I
RESULTS OF A SIMPLE POWERSPICE SIMULATION TEST INVOLVING
THE EXAMPLE DRIVER MD1. MEMORY USED AND SIMULATION
TIME FOR THE TRANSIENT SIMULATION OF THE MD1 AND OF
ITS PW-RBF MODEL PERFORMING A STATE TRANSITION
WHILE THEY ARE LOADED BY A 50 
 RESISTOR
Additional indexes quantifying the cost of model production
and its numerical efficiency are also considered. The CPU time
required by the estimation of the models of the previous Section
is some ten seconds on a Pentium-II PC @ 350 MHz. For the ef-
ficiency evaluation, we considered a simulation test consisting
in the transient simulation of the example driver MD1 loaded
by a 50 resistor and performing logic state transitions. Pow-
erSPICE was used as a simulation engine [15]. The memory
used and the simulation time required by the reference tran-
sistor-level description of MD1 and by the PW-RBF model are
compared in Table I, where we can appreciate the speed-up by
a factor of 20 introduced by the proposed model. Based on a
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wide set of simulations, we can claim that, as a rule of thumb,
the estimated models for both input and output ports are always
at least 20 times faster than transistor-level models.
IX. CONCLUSION
We address the development of digital I/O port macromodels
for SI and EMC simulations by means of parametric models.
Two specific parametric model representations are proposed and
their use to obtain SPICE-like macromodels for generic devices
is thoroughly illustrated. The numerical results obtained high-
light the high accuracy level and the good numerical efficiency
of the proposed modeling approach. The parametric models run
faster than the corresponding source transistor-level models and
almost maintain the accuracy of the source models for different
test loads. Besides, the estimation process decides part of the
structure of the model (i.e., the dynamic order and the compo-
nent basis functions) from just a set of suitable transient wave-
forms. In contrast to behavioral models based on equivalent cir-
cuits, no specific measurements to estimate static characteristics
or model circuit components are required, and the creation of
parametric behavioral models from measured data is straightfor-
ward. The parametric approach to behavioral modeling, there-
fore, can be considered a useful complement to the conven-
tional equivalent circuit approach, offering improved accuracy
and load insensitivity as well as easier experimental characteri-
zations. It can be exploited by any user with access to a circuit
simulation environment and to device transient responses.
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